Source-Synchronous Networks-On-Chip
Circuit and Architectural Interconnect Modeling| By: | Ayan Mandal; Sunil P. Khatri; Rabi Mahapatra |
| Publisher: | Springer Nature |
| Print ISBN: | 9781461494041 |
| eText ISBN: | 9781461494058 |
| Edition: | 0 |
| Copyright: | 2014 |
| Format: | Reflowable |
Lifetime - $118.80
eBook Features
Instant Access
Purchase and read your book immediately
Read Offline
Access your eTextbook anytime and anywhere
Study Tools
Built-in study tools like highlights and more
Read Aloud
Listen and follow along as Bookshelf reads to you
Details
Table of Contents
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.